Posts: 117
Joined: Tue Jan 31, 2017 5:04 am

SPI with C/D ?

Wed Apr 25, 2018 9:20 pm

I have rather odd TFT display I am using to learn how to code SPI.

According to "standard" SPI I need 4 wires for interface to RPi.

Now the "standard" naming seems to be eluding some vendors.
I can relate standard /SS to /CS - useful to enable more devices on single SPI bus

is a different story , but vendors naming convention likes DIN DOUT can be decoded

Clock and its naming can also be decoded from datasheet.

why does SPI / TFT display hardware has "C/D" pin beats me.
(The TFT pins are on separate SPI bus, so is SD.)

Any suggestions?

PS I am deliberately avoiding any vendors "part number / module designation."

User avatar
Posts: 34412
Joined: Sun Jun 16, 2013 11:19 pm
Location: Basingstoke, UK
Contact: Website

Re: SPI with C/D ?

Wed Apr 25, 2018 10:26 pm

The C/D pin is command or data to effectively extend the data on the bus from 8 bits to nine.
Note:Having anything remotely humorous in your signature is completely banned on this forum.

Any DMs sent on Twitter will be answered next month.

User avatar
Posts: 36
Joined: Mon Apr 09, 2018 10:39 am

Re: SPI with C/D ?

Thu Apr 26, 2018 6:07 pm

MOSI – Master Out Slave In
MISO – Master In Slave Out
Depends on who’s Master and who’s Slave.
Using a pi, thats the master, and your TFT is the Slave, unless there is a pi slave option I'm not aware of.
You can make a real CPU in a FPGA, but you can’t make a real FPGA in a CPU.

Return to “Interfacing (DSI, CSI, I2C, etc.)”