Thank you Joan for showing me the relevant documentation. I had seen elsewhere that the offset addresses to be added to the ARM interrupt register, 0x7E00B00, started at 0x200; for example 0x210 is Enable IRQs 1, and so on. This is what is causing me confusion because the code used by petzval uses o...